

Z80 timings on Amstrad CPC - Cheat sheet

This document is a visual layout made by cpcitor/findyway from data at <http://www.cptech.org.uk/docs/instrtim.html> / <https://cptech.cpcwiki.de/docs/instrtim.html>
Cross-checked with <https://borilla.co.uk/z80.html>

Instruction timings

The main clock in the CPC is 16Mhz This is provided to the Gate-Array which generates the other clocks.

The Gate Array has the following roles:

generation of a 1Mhz clock for the CRTC and AY-3-8912

generation of a 4Mhz clock for the CPU

arbitrates access to the RAM between the CPU and the video hardware (CRTC and Gate-Array)

Every microsecond:

The CRTC generates a memory address using it's MA and RA signal outputs

The Gate-Array fetches two bytes for each address

The video hardware is given priority so that the display is not disrupted

The Gate-Array generates the "READY" signal which is connected to the "/WAIT" input signal of the CPU. This signal is used to stop the CPU accessing while the video-hardware is accessing it. As a result, all instruction timings are stretched so that they are all multiples of a microsecond (1μs), and this gives an effective CPU clock of 3.3Mhz.

**The table on next page gives the complete execution time for all CPU instructions
"These timings have been measured" (dixit <http://www.cptech.org.uk/docs/instrtim.html>)**

V1.1 2013-10-19

V1.2 2022-03-06 clarified special cases of rp

V1.3 2023-07-09 replace rp notation with explicit register list (only omitting IY). Benefit: use your viewer's search feature for e.g. SP and see all instructions that involve SP at a glance!

| Key: | |
|------|--------------------------------------|
| cc | condition code (z,nz,c,nc,p,m,po,pe) |
| r | 8-bit register (B,C,D,E,H,L,A) |
| b | Bit number (0,1,2,3,4,5,6,7) |
| n | 8 bit value |
| nnnn | 16 bit value |
| dd | 8 bit displacement |
| nc | condition not satisfied |
| c | condition satisfied |

Other timings

Time between acknowledge of a interrupt and execution of a interrupt

Mode 0: (depends on instruction)

Mode 1: 5

Mode 2: 19

1 monitor scanline: 64 microseconds

1 50Hz monitor frame: 19968 microseconds.

NOTES:

(note 1) This timing applies when there are multiple DD or FD prefix's together.

The timings for IY index register pair are identical to the timings for IX register pair.

Credits: CPCWiki community Arnoldemu, Executioner, db6128, TFM, Axelay, Optimus, and the ones I forgot.

| 1 NOP | 2 NOPs | 3 NOPs | 4 NOPs | 5 NOPs | 6 NOPs | 7 NOPs |
|---|--------------------------|---------------|------------|------------|---------------|-----------------------------|
| ARITHMETIC & LOGIC | | | | | | |
| ADD A,r | ADD A,n | ADD A,(HL) | ADD A,HIX | ADD HL,BC | ADD IX,BC | ADD A,(IX+dd) |
| ADC A,r | ADC a,n | ADC A,(HL) | ADC A,HIX | ADD HL,DE | ADD IX,DE | ADC A,(IX+dd) |
| SUB r | SUB n | SUB A,(HL) | SUB HIX | ADD HL,HL | ADD IX,IX | ADC HL,HL |
| SBC A,r | SBC A,n | SBC A,(HL) | SBC A,HIX | ADD HL,SP | ADD IX,SP | ADC HL,SP |
| AND r | AND n | AND (HL) | AND HIX | | SBC HL,BC | AND (IX+dd) |
| XOR r | XOR n | XOR (HL) | XOR HIX | | SBC HL,DE | XOR (IX+dd) |
| OR r | OR n | OR (HL) | OR HIX | | SBC HL,HL | OR (IX+dd) |
| CP r | CP n | CP (HL) | CP HIX | | SBC HL,SP | CP (IX+dd) |
| RLCA | RLC r | | | RLC (HL) | | RL/RLC (IX+dd) |
| RRCA | RRC r | SLA r | | RRC (HL) | | RR/RRC (IX+dd) |
| RLA | RR r | SLL r | | RR (HL) | SLL (HL) | SLA (IX+dd) |
| RRA | RL r | SRL r | | RL (HL) | SRL (HL) | SRA (IX+dd) |
| | | | | | | SLL (IX+dd) |
| | | | | | | SRL (IX+dd) |
| BITS, FLAGS & SPECIAL ARITHMETIC | | | | | | |
| SCF | BIT b,r | | | RES b,(HL) | | |
| CCF | RES b,r | | | SET b,(HL) | | |
| CPL | SET b,r | | | | | |
| DAA | NEG | | | | BIT r,(IX+dd) | |
| | | | | | | RES r,(IX+dd) |
| | | | | | | SET r,(IX+dd) |
| INCR & DECR | | | | | | |
| INC r | INC HL/DE/BC/SP | INC HIX | INC LIX | INC (HL) | INC IX | INC (IX+dd) |
| DEC r | DEC HL/DE/BC/SP | DEX HIX | DEC LIX | DEC (HL) | DEC IX | DEC (IX+dd) |
| LOAD | | | | | | |
| LD r,r | LD r,n | | LD r,HIX | LD BC,nnnn | LD I,A | LD (nnnn),BC |
| | | | LD r,LIX | LD DE,nnnn | LD HIX,nn | LD (nnnn),DE |
| | | | LD HIX,r | LD HL,nnnn | LD LIX,nn | LD (nnnn),HL |
| | | | LD LIX,r | LD SP,nnnn | LD R,A | LD (nnnn),SP |
| | | LD A,(BC) | | | LD A,R | LD BC,(nnnn) |
| | LD r,(HL) | LD A,(DE) | | | | LD DE,(nnnn) |
| | LD (HL),r | LD (BC),A | | LD (HL),nn | | LD (nnnn),IX |
| | | LD (DE),A | | | LD A,(nnnn) | LD HL,(nnnn) |
| | | | | | LD (nnnn),A | LD (IX+dd),r |
| | | | | | | LD (nnnn),HL |
| | | | | | | LD r,(IX+dd) |
| | | | | | | LD HL,(nnnn) |
| | | | | | | LD (IX+dd),nn |
| | | | | | | LD SP,(nnnn) |
| LOAD WITH PC a.k.a. JUMP | | | | | | |
| JP (HL) | JP (IX) | | JP nnnn | JP cc,nnnn | DJNZ dd | b-1=0 : 3, |
| | | | JR dd | RET | RETN | b-1<>0 : 4 |
| | JR cc,dd | nc : 2, c : 3 | | | RETI | |
| PUSH/POP/LOAD WITH SP/CALL/RET | | | | | | |
| | | POP AF | POP DE | PUSH AF | PUSH DE | PUSH IX |
| | | POP BC | POP HL | PUSH BC | PUSH HL | POP IX |
| | LD SP,HL | LD SP,IX | | | RET cc | POP IX |
| | | | | | Nc : 2, c : 4 | POP IY |
| | | | | | | CALL nnnn |
| | | | | | | CALL cc,nnnn |
| | | | | | | Nc : 3, c : 5 |
| | | | | | | EX (SP),HL |
| | | | | | | EX (SP),IX |
| IN/OUT, SPECIAL | | | | | | |
| NOP | ED "nop" (ED 00 - ED 3F) | | IN A,(nn) | IN r,(C) | OUT (C),r | LDIR |
| HALT | IM 0 | | OUT (nn),A | IN F,(C) | OUT (C),0 | LDDR |
| EX AF,AF' | IM 1 | | | RST 0 | RST 4 | CPDR |
| EX DE,HL | IM 2 | | | RST 1 | RST 5 | CPIR |
| EXX, DI, EI | | | | RST 2 | RST 6 | INDR, INIR |
| DD/FD Prefix (note 1) | | | | RST 3 | RST 7 | OTDR, OTIR |
| | | | | | | Last iteration : BC-1=0 : 5 |
| | | | | | | All others : BC-1<>0 : 6 |